Abstract
Introduction
Public key cryptosystems are implemented as coprocessors for accelerating cipher operation and reducing overhead of intensive computations from the main processor. Modular multiplication operation is the basic operation of the common public key cryptosystems such as RSA [10] , Diffie-Hellman key agreement (DH) [7] , ElGamal and ECC [1] . Speeding up modular multiplication operation will improve the efficiency of the whole public key cryptosystem. Much research is now directed to introduce enhanced architectures for modular multiplication operation to reduce the overall time of this operation.
Implementation of modular multiplication can be categorized into classical and interleaved. Classical implementation tries to solve the multiplication problem by computing multiplication and then reducing the result. Interleaved implementation interleaves multiplication with reduction at the same time. Reference [3] has detailed survey about classical and interleaved algorithms. An Example of interleaved algorithm is Montgomery modular algorithm [3, 14, 15] .
In our proposed architecture, we introduce modification on architecture of interleaved modular multiplication based on improved sign detection [1] . One of benefits of modular multiplication based on sign detection is no need to save any value in a look up table. Another benefit is that the overall time is better than the architecture with look up table proposed by Amanor [2] .
The rest of the paper is organized as follows: section 2 presents back ground and related work of interleaved Modular multiplication. Section 3 describes in details our proposed modification based on improved sign detection. It also proves the correctness of the new architecture. Section 4 summarizes results of the implementation compared with the architecture of Abd-el-fatah et al. [1] . A conclusion is given in Section 5.
Interleaved Modular Multiplication
The interleaved modular multiplication reduces the intermediate result (R) produced from multiplication to the range [0, M-1] at each iteration. Let X, Y, M and R be the multiplicand, the multiplier, the modulus and the result respectively, and let n be the number of bits in their binary representation. Table 1 shows the standard algorithm [2, 4] . Table 1 . Standard interleaved modular multiplication [2, 4] .
where
The algorithm scans Y starting from the MSB. At each iteration, R is incremented twice per iteration at worst case, once by R (step (2)) and another conditional increment by X (steps (3) and (4)) which means R after performing step (4) will satisfy the following inequality: 0 ≤ R < 3M. At the end of each iteration, the condition (R ≥ M) has to be checked at most twice (steps (5) and (6)) so that R has to be less than M.
At each iteration, three main operations are performed; shift (step (2)), addition, subtraction (step (4), (5) and (6)) and comparison (steps (5) and (6)). Addition, subtraction and comparison are complex operations. For large numbers addition and subtraction, CSAs are used. Comparison (Steps (5) and (6)) needs a comparator between R and M. Worst case comparison will also results in a large propagation delay, as all bits from both numbers have to be compared [1] . The comparison needs both numbers to be in their final form, which conflicts with the CSA output form. For optimizing steps (5) and (6), two recent proposed algorithms and corresponding architectures [1, 4] were introduced as follows.
Redundant Interleaved Modular Multiplication
The authors in [4] simplify and significantly speed up the operations inside the loop. Table 2 shows the proposed algorithm. The authors speed up time required for modular multiplication by further exploiting pre-calculation of values into a lookup table. LookUp(i) function (steps (1), (8)) returns value of i th entry in the look up table. 
Modified Interleaved Modular Multiplication based on Sign Detection
Modified Interleaved Modular Multiplication based on Sign Detection (MIMM) algorithm replaced comparisons (steps (5), (6)) in standard algorithm mentioned in Table 1 by determining the sign of the quantity (R − M). The Sign determination is performed using the "Sign Detection" technique. This technique is explained in the next sub-section [1, 16] .
Sign Detection
Previous work [16] proposed a technique for the sign estimation of a number. A window of only two bits taken from a (sum, carry) pair of a number is used in this technique. The window count starts from the MSB and moving downwards. The technique produces three possible results: positive (+ve), negative (-ve) and unsure (+/-ve). The unsure (+/-ve) result is reached when the number is either too large or too small [16] . Frequently reaching the unsure (+/-ve) result is the drawback of this technique [1] .
AbdelFattah et al. [1] has enhanced the sign estimation technique, so that an exact sign can be determined for any number. A window of length (W) is taken from a number represented in (sum, carry) pair
The detect-sign technique DS(S, C) can be defined as follows [1] :
Let X be an n-bit number represented in (S, C) pair:
1. Let W(s), W(c) be the windows taken from S, C respectively.
Let Temp = W(s) +W(c).
3. If the MSB of Temp is '0' then P is positive. 4. Else if Temp != "11….11" then P is negative. 5. Else(Temp is all ones) request another carry-save addition, update (S, C) and Go to (1).
In case of the unsure (+/-ve) result (step (5)), S and C are fed back again to CSA, and CSA will produce a new permutation of S and C for the same result. The detailed proof of the correctness of detect-sign technique is provided in [1] .
Algorithm
The proposed algorithm is shown in Table 3 . DS(R -M) function (steps (5) and (6)) applies sign detection technique for the number (R -M). Table 3 . Modified interleaved modular multiplication [1] . MIMM computes modular multiplication without a pre-computational phase, or predefined sets for moduli [1, 9] .
Faster Interleaved Modular Multiplier Based on Sign Detection
The idea is to enhance the performance of MIMM by scanning two bits instead of one bit at each iteration. Let X, Y, M and R be the multiplicand, the multiplier, the modulus and the result of modular multiplication respectively (R = X * Y mod M), and let n be an even number of bits in their binary representation as follows.
The algorithm is shown in Table 4 . Steps (5), (6) and (7) are performed at each iteration to ensure that intermediate result R satisfies the following inequality: 0≤ R < M. 
Proof of Correctness
It is required to prove that the final result R is correct, i.e. 0 ≤ R < M. First we prove that the upper bound of the intermediate result R (step (4) of the algorithm mentioned in Table 4 ) is less than 7M as follows:
For the first iteration:
• At step (4), R = [y n-1 y n-2 ] * X < 3M.
• Steps (5), (6) and (7) guarantee that M satisfies the following inequality: 0 ≤ R < M.
For the i th iteration where i > 0:
• At step (4), R = R * 4 + [y n-1 y n-2 ] * X < 7M.
• Steps (5), (6) and (7) guarantee that M satisfies the following inequality: 0 ≤ R < M. Table 5 shows all possible ranges for intermediate result R (Step (4) ) and the corresponding action to reduce it. 
The Architecture
As shown in Fig.2 , the main modules found in the proposed architecture are: Our architecture is an adaptation of MIMM architecture [1] . The main differences between our architecture and MIMM architecture shown in Fig. 1 are:
1. Another CSA called CSA 2 was added to compute 3*X; 2. Two-bit left shifters are used to shift the input Y and compute -4*M; 3. MUX 1 and MUX 2 have different number of inputs as shown in Fig 2; 4. The controller module is more complex than that of MIMM.
Range
Step(s) where subtraction(s) is(are) confirmed
Step 6 (R = R -2M) 3M ≤ R < 4M Steps 6 and 7 ( R = R -3M )
Step 5 
Implementations and Results
Synthesis using Xilinx Synthesis Tool (XST) was performed on a Xilinx FPGA Vertex XC4VFX12 [6, 11, 12] . The synthesis of the VHDL implementations of the architectures was performed with speed optimization goal [13] . Architectures are verified using software library called MIRACL [5] as follows: using MIRACL, three random numbers are generated The synthesis tool (XST) generated the design reports for each of the implemented multipliers. The minimum clock period, and total number of slices used for each implementation are tabulated and graphically analyzed. Number of slices and Maximum frequency used for the different architectures are shown in Table 6 and Table 7 respectively. Table 7 . Maximum frequency for the different architectures.
From Table 6 , the proposed architecture has on average 48% more area than MIMM; this is due to the more logic in controller and adding other CSAs.
For different precisions, average improvements were calculated for txt data type. Table 8 and Fig.  3 summarize average overall operation time for the different architectures. Also Table 8 summarizes average speed up of our architectures for different precision. 
Conclusion
In this paper, a new proposed interleaved modular multiplication architectures (FIMM ) were introduced. The proposed architec technique which is responsible for determining the Carry) pair. FIMM architecture improved substantially the MIMM architecture when the operands size is more than 256 bit FIMM architecture compared with MI has not a pre-computational phase or any restrictions on modu more efficient and more flexible than existing architectures. The for different precisions 32, 64, 128, 256, 512 and 1024 b different architectures. Simulations were performed on a Xilinx FPGA XC4VFX12.
Average overall operation time consumed by the different architecture for txt data type.
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